Abstract: Power MOSFETs specially designed for space power systems are expected to simultaneously meet the requirements of electrical performance and radiation hardness. Radiation-hardened (rad-hard) power MOSFET design can be achieved via cell structure optimization. This paper conducts an investigation of the cell geometrical parameters with major impacts on radiation hardness, and a rad-hard power MOSFET is designed and fabricated. The experimental results validate the devices' total ionizing dose (TID) and single event effects (SEE) hardness to suitably satisfy most space power system requirements while maintaining acceptable electrical performance.
Introduction
Power MOSFETs are widely applied in space power systems [1] . However, they are vulnerable to particle from galactic cosmic rays, solar flares, and radiation belts, which may cause total ionizing dose effects, single event gate rupture (SEGR) effects and single event burnout (SEB) effects [2, 3] . There has been a substantial research on such radiation effects [4] [5] [6] [7] , whereas radiation hardening on power MOSFETs, the more necessary resolve, has only been discussed in a few articles [8] [9] [10] [11] [12] whose content mostly focused on a single hardening issue, such as SEB, SEGR, and TID. Apparently, these radiation effects, along with electrical performance, are essential considerations during the design and fabrication stage of a power MOSFET; moreover, many trade-offs should be decided when balancing between several electrical parameters and radiation survivability. This paper entails a description of the design and fabrication of TID-, SEB-, and SEGR-hardened power MOSFETs, on the basis of a careful optimization of the devices' cell structure and doping profile. Experimental verifications conducted show excellent radiation hardness and acceptable electrical performance of such devices for space power systems.
Design Considerations

Cell Structure
A power MOSFET chip is composed of several regions, including cell region, termination structure, gate bus, and gate pad. Of these, the cell region determines many electrical parameters and typically accounts for the majority of the chip area. However, it is also the most vulnerable region to irradiation. Normally, SEGR, SEB, and TID effects should be simultaneously mitigated in the cell region, whereas in other regions, only one of these effects is considered.
The cell structures and geometrical parameters of a power MOSFET are detailed in classic textbooks on power semiconductors [13, 14] . Such geometrical parameters, together with the doping profiles, determine most of the device's electrical parameters, such as on-resistance (R on ), threshold voltage (V th ), and breakdown voltage (BV ds ). Nonetheless, the present study does not consider detailed discussions regarding the effect of these parameters on the performance of the device. However, the electrical performance must be reasonably reserved when radiation-hardened power MOSFETs are designed.
Oxide Thickness
Gate oxide thickness is affected by three major factors, namely threshold voltage, SEGR effects and TID effects, and secondary factors as device capacitance and electro-static discharge (ESD) robustness. TID effects are mitigated by keeping the gate oxide as thin as possible [15] . Conversely, a thin gate oxide exhibits a reduced ability to withstand the SEGR effects [16] . Most power MOSFETs are designed within a pre-irradiation threshold voltage (V th ) of 2-4 V. Certain radiation hardness requires V th to remain within such specifications after receiving a specified dose, followed by high-temperature annealing. On this basis, the chosen V th is greatly influenced by the shifting behaviors. The shifts could be negative or positive, depending on the dominant type of radiation-induced charge [15] . For negative-shifting-dominated cases, a higher V th can save additional room for V th shifting and is thus preferred. By contrast, for positive-shifting-dominated cases, a lower V th is preferred for the same reason. Once the gate oxide t OX is given, V th can be adjusted by changing the doping density in the channel region.
Likewise, SEGR effects are mitigated by keeping the t OX large enough to avoid dielectric breakdown. During a heavy ion strike, the dielectric strength is temporarily reduced. Models with more physical insight were proposed by Javanainen et al. [17] , although a simple empirical expression with little physical justification is adopted in this work, as follows [16] :
where E CRIT is the critical electric field of gate oxide that must withstand heavy-ion injection; E BD is the intrinsic dielectric breakdown strength of gate oxide, which is 10 7 V/cm for most thermal oxides; and Z is the atomic number of the injected heavy ions. In rad-hard power MOSFETs' datasheets, SEE resistance ability is illustrated as a safe operating area under certain heavy-ion injection (SEE SOA) [18, 19] . In principle, SEE SOA is expressed as a series of gate and drain voltage bias conditions. The negative gate bias is directly applied to the gate to contribute all its value to the gate dielectrics, whereas only a portion of the drain bias is coupled to the gate dielectrics after heavy-ion injection [20] . Therefore, the minimum gate oxide bounded by SEGR effects can be calculated as follows:
where α is the coupled ratio of drain voltage related to the device design, as discussed later. Note that the bias conditions considered here are the worst bias conditions for SEGR production and are, hence, used for SEGR testing. The shift in the threshold voltage due to TID effects is a major problem for all metal-oxide-semiconductor (MOS) devices. For power MOSFETs, the relatively thick gate oxide makes this issue more severe. The V th shift has been attributed to two kinds of radiation-induced charges, namely oxide charges and interface traps [15] . Therefore, the V th shift (∆V th ) is the sum of the oxide-charge-induced negative shift, named ∆V ot , and the interface-trap-induced positive shift, named ∆V it . Both ∆V ot and ∆V it are strongly related to t OX . The relationship can be expressed as follows [21] :
where ρ ot,it is the charge distribution of radiation-induced oxide-trapped or interface-trapped charge. Reduction of t OX entails a two-fold effect. First, reducing t OX can reduce the V th shift for a given charge density, which is attributed to a larger C OX resulting from a thinner t ox . Second, it can reduce charge generation for a given dose, as shown in Equation (3). The integration term can be simplified by introducing a uniform charge generation for the oxide charge, resulting in the expression [22] :
where q is the electric charge (expressed in Coulomb), g 0 is the electron-hole pair generation rate in SiO 2 (in pairs/cm 3 /rad(SiO 2 )), D is the total dose level in units of rad(SiO 2 ), Y h is charge yield of holes, σ h is trapping cross section for holes captured by hole traps in oxide, and ε OX is the dielectric constant of SiO 2 . Note that Y and σ are affected by the electric field presented during irradiation, and the trapped charges can also be annealed with elevated temperature. Interface traps generation is much more complicated. However, protons are considered to play a key role in the formation of interface traps. Moreover, the process of proton generation in the oxide is intimately related to the transport of holes. By introducing the parameter Y p , which is the product of N D'H (concentration of hydrogen-containing defects) and σ D'H (cross section for proton release from these defects) [23] , ∆V it can be expressed in a similar manner as ∆V ot , as follows:
where σ p is the cross section of protons captured by the traps at interface. Note that for one to get a relatively simple solution, a uniform distribution of N D'H (and, hence, the Y p ) in terms of space has been assumed, which may not be true for all cases. Moreover, N D'H is space-and-time-dependent and σ p is field-dependent. Therefore, a simple method for quantitatively calculating the radiation-induced interface traps for all cases seems impractical, if not impossible. However, as an analytical model, Equation (5) does reflect the relationship of the interface trap generation with the hole transport, as widely accepted by society. Combining Equations (4) and (5) allows the maximum t OX bounded by the TID effects to be expressed as follows:
where ∆V th,max is the maximum allowed threshold shift. Note that even for a given dose, |Y p σ p − σ h | varies with dose rate, bias condition, and temperature and is strongly related to the fabrication process. Given this limitation and the uncertainties, |Y p σ p − σ h | remains a useful parameter to be extracted from the experimental perspective and can thus be used as a starting point in the device's design. Manipulating Equations (2) and (6) yields the lower and upper bounds of t OX . Once t OX is chosen, channel doping density can be fixed with equations governing V th .
JFET Region Width
Parameter α has been introduced in Section 2.2 to account for the coupling of drain voltage to the gate dielectric. Based on Equation (2), the lower bound of t OX can be reduced with reduced α, which means that a larger range of t OX is available at the design stage. Moreover, α has been demonstrated to correlate with JFET region width (L JFET ) and thus can be reduced, with a reduced L JFET [10] , as illustrated in Figure 1 . Although it greatly improves SEGR hardness, a small LJFET creates a negative impact on Ron. The specific resistance contributed by the JFET region (RJFET,SP) can be expressed as follows:
where ρJFET is the resistivity of the JFET region, which is inversely proportional to JFET region doping; HJP is body junction depth; LCELL is the cell pitch; and LJFET is the JFET region width. According to Equation (7) , RJFET,SP is inversely proportional to LJFET; thus, decreasing LJFET will greatly increase RJFET,SP, leading to worse resistance. Fortunately, the JFET region's resistance is only a portion of the total resistance. Therefore, the increasing on-resistance can be tolerated, as long as LJFET is not extremely small. Nevertheless, the chosen LJFET remains a critical element. A previous study [10] asserted that for 250 V power MOSFETs, LJFET should be less than 5.8 µm to achieve a full VDS range under zero gate bias. The JFET region should be carefully designed for SEGR-hardened devices.
P Body and P+ Well Doping
Several models have been proposed to describe the SEB process [24] [25] [26] . For instance, the parasitic BJT has been postulated to play a key role in SEB production. With the P-body region of the power MOSFET acting as the base region of the parasitic BJT, the body's doping profile becomes essential for hardening the device against SEB effects. In general, larger P-body depth (HJP) and higher doping concentrations (NBODY), as well as a reduced length between N+ source edge and P+ well edge (LBODY), are desirable for an SEB-hardened cell design. However, as expressed in Equation (7), a deeper P-body has negative effects on RJFET,SP, whereas a high NBODY or a short LBODY may affect the channel doping concentration.
Results
TID-and SEE-hardened power MOSFETs were designed on account of the trade-offs mentioned above. The key geometrical parameters and doping concentrations essential for the design are summarized in Table 1 . Buffer layer technology was employed to improve SEB hardness [11] . The values of other parameters were chosen as common non-rad-hard power MOSFET designs. The whole chip area was 12 mm 2 , whereas the active area (cell region) was approximately 8.5 mm 2 . Stripe cell topology [10] was considered. Although it greatly improves SEGR hardness, a small L JFET creates a negative impact on R on . The specific resistance contributed by the JFET region (R JFET,SP ) can be expressed as follows:
where ρ JFET is the resistivity of the JFET region, which is inversely proportional to JFET region doping; H JP is body junction depth; L CELL is the cell pitch; and L JFET is the JFET region width. According to Equation (7), R JFET,SP is inversely proportional to L JFET ; thus, decreasing L JFET will greatly increase R JFET,SP , leading to worse resistance. Fortunately, the JFET region's resistance is only a portion of the total resistance. Therefore, the increasing on-resistance can be tolerated, as long as L JFET is not extremely small. Nevertheless, the chosen L JFET remains a critical element. A previous study [10] asserted that for 250 V power MOSFETs, L JFET should be less than 5.8 µm to achieve a full V DS range under zero gate bias. The JFET region should be carefully designed for SEGR-hardened devices.
P Body and P+ Well Doping
Several models have been proposed to describe the SEB process [24] [25] [26] . For instance, the parasitic BJT has been postulated to play a key role in SEB production. With the P-body region of the power MOSFET acting as the base region of the parasitic BJT, the body's doping profile becomes essential for hardening the device against SEB effects. In general, larger P-body depth (H JP ) and higher doping concentrations (N BODY ), as well as a reduced length between N+ source edge and P+ well edge (L BODY ), are desirable for an SEB-hardened cell design. However, as expressed in Equation (7), a deeper P-body has negative effects on R JFET,SP , whereas a high N BODY or a short L BODY may affect the channel doping concentration.
Results
TID-and SEE-hardened power MOSFETs were designed on account of the trade-offs mentioned above. The key geometrical parameters and doping concentrations essential for the design are summarized in Table 1 . Buffer layer technology was employed to improve SEB hardness [11] . The values of other parameters were chosen as common non-rad-hard power MOSFET designs. The whole chip area was 12 mm 2 , whereas the active area (cell region) was approximately 8.5 mm 2 . Stripe cell topology [10] was considered. Table 1 . Key geometrical parameters and doping concentrations for device design. Figure 1 Value Unit
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The designed power MOSFETs were fabricated by Tianjin Zhonghuan Semiconductor Co., Ltd., with 6-inch wafers. Processes with high thermal budget, such as the P-body driven process, were adjusted prior to gate oxidation to improve TID hardness. Diced devices were packaged in TO-220. Ninety devices were randomly selected for testing under a Keysight B1506 power semiconductor analyzer. Figure 2 illustrates the distributions of the testing results, with median BV ds around 120 V and median R on around 44 mΩ. For this cell design, for a 120 V maximum blocking ability, the specific resistance was 3.74 mΩ-cm 2 . All the V th values fell in the range of 2.36-2.62 V, of which more than 80% were roughly 2.40-2.50 V (not depicted in the figure). The ESD endurance exceeded 2000 V in human body model (HBM) mode, and the maximum avalanche energy was 662.5 mJ. The designed power MOSFETs were fabricated by Tianjin Zhonghuan Semiconductor Co., Ltd., with 6-inch wafers. Processes with high thermal budget, such as the P-body driven process, were adjusted prior to gate oxidation to improve TID hardness. Diced devices were packaged in TO-220. Ninety devices were randomly selected for testing under a Keysight B1506 power semiconductor analyzer. Figure 2 illustrates the distributions of the testing results, with median BVds around 120 V and median Ron around 44 mΩ. For this cell design, for a 120 V maximum blocking ability, the specific resistance was 3.74 mΩ-cm 2 . All the Vth values fell in the range of 2.36-2.62 V, of which more than 80% were roughly 2.40-2.50 V (not depicted in the figure). The ESD endurance exceeded 2000 V in human body model (HBM) mode, and the maximum avalanche energy was 662.5 mJ. The B1506 testing system has two modes, namely high-current and low-current modes. On the one hand, the high-current mode is able to test current up to 20 A; the plateau is caused by this limitation. However, this mode is not suitable for testing low current because of the leakage issue. On the other hand, the low-current mode is able to test current under a picoampere, although the maximum current in this mode is 1 A. The transfer curves in Figure 3 combined the results for both testing modes.
The fabricated devices were irradiated with Co-60 at the Shanghai Institute of Applied Physics, Chinese Academy of Sciences. The devices were placed on especially designed PCB boards, allowing separately the gate and drain node biases. The PCB boards were separated from the radiation source by approximately 30 cm, thus yielding a calculated dose rate of 100 rad(Si)/s. Additionally, the PCB boards were made to be as small as possible to minimize the dose rate inhomogeneous. Subsequently, the devices were irradiated under room temperature and then annealed at 100 °C for 168 h under the same bias condition after irradiation. For the gate bias condition (GB), the gate was biased at 12 V, with the drain and the source connected to ground. For the drain biased condition (DB), the drain was biased at 80 V, with the gate and the source connected to ground. Three devices were tested under each bias condition. Results of the TID experiment are displayed in Figure 4 . The B1506 testing system has two modes, namely high-current and low-current modes. On the one hand, the high-current mode is able to test current up to 20 A; the plateau is caused by this limitation. However, this mode is not suitable for testing low current because of the leakage issue. On the other hand, the low-current mode is able to test current under a picoampere, although the maximum current in this mode is 1 A. The transfer curves in Figure 3 combined the results for both testing modes.
The fabricated devices were irradiated with Co-60 at the Shanghai Institute of Applied Physics, Chinese Academy of Sciences. The devices were placed on especially designed PCB boards, allowing separately the gate and drain node biases. The PCB boards were separated from the radiation source by approximately 30 cm, thus yielding a calculated dose rate of 100 rad(Si)/s. Additionally, the PCB boards were made to be as small as possible to minimize the dose rate inhomogeneous. Subsequently, the devices were irradiated under room temperature and then annealed at 100 • C for 168 h under the same bias condition after irradiation. For the gate bias condition (GB), the gate was biased at 12 V, with the drain and the source connected to ground. For the drain biased condition (DB), the drain was biased at 80 V, with the gate and the source connected to ground. Three devices were tested under each bias condition. Results of the TID experiment are displayed in Figure 4 . Based on the figure, the on-resistance and breakdown voltage indicated negligible change after 150 krad(Si) TID irradiation and 168 h annealing, for both bias conditions. Idss also increased with the dose for GB and DB, whereas Idss increased after annealing under GB and consequently decreased under DB. For the threshold voltage, Vth decreased with the dose for both bias conditions, but with different annealing behavior. More specifically, Vth rebounded to a value slightly higher than its initial value under GB, whereas the rebound was much less under DB. Nonetheless, for each bias condition, at 150 krad(Si) dose, the annealing-induced Vth shift was less than 0.25 V. The shift behaviors of Vth during irradiation and annealing are described further under the discussion section. The terminations used in these devices included a traditional floating ring and filed plate structure, with optimized parameters [9] . The small BVds and Idss change (Figure 4) indicate that the design of the termination was also radiation-hardened. SEE experiments were conducted at Institute of Modern Physics, Chinese Academy of Sciences. The chips were packaged in TO-39, with the cap removed. 794 MeV Xe ions with a surface linear energy transfer (LET) of approximately 66 MeV·cm 2 /mg were used. During the experiment, VGS was set to 0 V, and VDS was increased in steps of 10 V. The flux was roughly within 5000-10,000 ions/cm 2 s; the pass criteria was both gate and drain leakage current stay within the specification value after 2 × 10 6 ions/cm 2 irradiation [19] . Neither SEB nor SEGR was observed under VDS = 100 V with a VGS = 0 V bias condition. Based on the figure, the on-resistance and breakdown voltage indicated negligible change after 150 krad(Si) TID irradiation and 168 h annealing, for both bias conditions. Idss also increased with the dose for GB and DB, whereas Idss increased after annealing under GB and consequently decreased under DB. For the threshold voltage, Vth decreased with the dose for both bias conditions, but with different annealing behavior. More specifically, Vth rebounded to a value slightly higher than its initial value under GB, whereas the rebound was much less under DB. Nonetheless, for each bias condition, at 150 krad(Si) dose, the annealing-induced Vth shift was less than 0.25 V. The shift behaviors of Vth during irradiation and annealing are described further under the discussion section. The terminations used in these devices included a traditional floating ring and filed plate structure, with optimized parameters [9] . The small BVds and Idss change (Figure 4) indicate that the design of the termination was also radiation-hardened. SEE experiments were conducted at Institute of Modern Physics, Chinese Academy of Sciences. The chips were packaged in TO-39, with the cap removed. 794 MeV Xe ions with a surface linear energy transfer (LET) of approximately 66 MeV·cm 2 /mg were used. During the experiment, VGS was set to 0 V, and VDS was increased in steps of 10 V. The flux was roughly within 5000-10,000 ions/cm 2 s; the pass criteria was both gate and drain leakage current stay within the specification value after 2 × 10 6 ions/cm 2 irradiation [19] . Neither SEB nor SEGR was observed under VDS = 100 V with a VGS = 0 V bias condition. Based on the figure, the on-resistance and breakdown voltage indicated negligible change after 150 krad(Si) TID irradiation and 168 h annealing, for both bias conditions. I dss also increased with the dose for GB and DB, whereas I dss increased after annealing under GB and consequently decreased under DB. For the threshold voltage, V th decreased with the dose for both bias conditions, but with different annealing behavior. More specifically, V th rebounded to a value slightly higher than its initial value under GB, whereas the rebound was much less under DB. Nonetheless, for each bias condition, at 150 krad(Si) dose, the annealing-induced V th shift was less than 0.25 V. The shift behaviors of V th during irradiation and annealing are described further under the discussion section. The terminations used in these devices included a traditional floating ring and filed plate structure, with optimized parameters [9] . The small BV ds and I dss change (Figure 4) indicate that the design of the termination was also radiation-hardened. SEE experiments were conducted at Institute of Modern Physics, Chinese Academy of Sciences. The chips were packaged in TO-39, with the cap removed. 794 MeV Xe ions with a surface linear energy transfer (LET) of approximately 66 MeV·cm 2 /mg were used. During the experiment, V GS was set to 0 V, and V DS was increased in steps of 10 V. The flux was roughly within 5000-10,000 ions/cm 2 s; the pass criteria was both gate and drain leakage current stay within the specification value after 2 × 10 6 ions/cm 2 irradiation [19] . Neither SEB nor SEGR was observed under V DS = 100 V with a V GS = 0 V bias condition.
Discussion
In space applications, the dose rate is much lower than the high-dose rate (HDR) experiment typically performed in laboratory. Such disparity may cause a significant difference of |Y p σ p − σ h | used in Equation (6) in the two cases. However, low-dose rate (LDR) experiments are relatively time-consuming and expensive. Therefore, the present study adopted an accelerated aging test to estimate the worst-case degradation of MOS devices [27, 28] , as it has been proven applicable to power MOSFETs [29] . Initially, the devices were irradiated with HDR for a relatively short time. Since the interface traps took a longer time to form, hole trapping in oxide defects dominated in this stage, thereby yielding |Y p σ p − σ h | ≈ σ h and a negative ∆V th . In the annealing stage, the build-up of interface traps dominated while the trapped oxide charges decreased with time, yielding a recovery or even a rebound of ∆V th . Therefore, the HDR+ high-temperature annealing procedure eliminated charge compensation in the LDR environment and produced worse (conserved) results. To further investigate the details of the behavior of radiation-induced charges, a mid-gap method was used to separate these two charges [30, 31] , where V T is the threshold voltage extracted by using the maximum transconductance method. Here, note that V T was different from V th in Figure 4b , which was basically the gate voltage as the drain current reached 1 mA. Therefore, it was convenient for the engineer to monitor V th . On the other hand, V T has a physical meaning and is more accurate for parameter calculation. The mobility was extracted as follows:
where I D(sat) is drain current in the saturation region, W is the total channel width, L is the channel length, and C OX is the gate oxide capacitance. Since Figure 4 depicts that the sample-to-sample variations were acceptable, a single device was randomly selected to perform extraction for each bias condition. Table 2 presents the extracted parameters of the device pre-irradiation, at 150 krad(Si) irradiation, and after annealing. The TID-induced oxide-charge density was 1.86 × 10 11 cm −2 for the drain bias condition, whereby such oxide charges should lead to a −0.69 V V T shift. However, the negative shift was partially compensated by an interface-trap-induced positive shift, resulting in a net shift of −0.14 V. For the GB, both ∆N ot and ∆N it were 30% less than those for the DB. During the annealing process, almost half the generated oxide charges were reduced for both bias conditions. Nevertheless, the annealing behaviors of N it for both conditions were different; N it increased by approximately 10% for the GB and reduced by roughly 75% for the DB. Such similarity between N it and I dss during the annealing stage indicates that the increasing trend for I dss might be related to the generation of interface traps. Moreover, as expected, the N it generation and annealing was qualitatively consistent with the extracted mobility value [32] . The data in Table 2 can be used to calculate Y p σ p and σ h , as a starting point in the device design. However, these parameters are highly process-dependent and are, therefore, only valid for this specific process flow.
The parameter selection was further evaluated through fabrication of devices with t OX = 100 nm, which were later subjected to TID experiments. For the other geometric parameters, the process flow and TID experiment setups were kept the same as those for the 80 nm samples. However, note that the oxidation time for the 100 nm samples was longer; thus, worse TID hardness could be expected because of the larger thermal budget and thicker t OX , as illustrated in Figure 5 . Here, the bias condition was the same as the gate bias condition described in Section 3. Much larger negative shifts and significant twists in the figure indicate both oxide charges and interface traps being much more in the 100 nm oxide thickness. Figure 6 illustrates the V T shifts under the two bias conditions after 100 krad irradiation and annealing, where the shifts were higher with thicker t OX , thus reflecting better SEGR hardness. A comparison of SEGR hardness of these devices is a future direction relative to the present study. The parameter selection was further evaluated through fabrication of devices with tOX = 100 nm, which were later subjected to TID experiments. For the other geometric parameters, the process flow and TID experiment setups were kept the same as those for the 80 nm samples. However, note that the oxidation time for the 100 nm samples was longer; thus, worse TID hardness could be expected because of the larger thermal budget and thicker tOX, as illustrated in Figure 5 . Here, the bias condition was the same as the gate bias condition described in Section 3. Much larger negative shifts and significant twists in the figure indicate both oxide charges and interface traps being much more in the 100 nm oxide thickness. Figure 6 illustrates the VT shifts under the two bias conditions after 100 krad irradiation and annealing, where the shifts were higher with thicker tOX, thus reflecting better SEGR hardness. A comparison of SEGR hardness of these devices is a future direction relative to the present study. 
Conclusions
A rad-hard power MOSFET is appropriately designed through consideration of several radiation effects as TID, SEB, and SEGR, as well as a balance among electrical parameters as Ron, Vth The parameter selection was further evaluated through fabrication of devices with tOX = 100 nm, which were later subjected to TID experiments. For the other geometric parameters, the process flow and TID experiment setups were kept the same as those for the 80 nm samples. However, note that the oxidation time for the 100 nm samples was longer; thus, worse TID hardness could be expected because of the larger thermal budget and thicker tOX, as illustrated in Figure 5 . Here, the bias condition was the same as the gate bias condition described in Section 3. Much larger negative shifts and significant twists in the figure indicate both oxide charges and interface traps being much more in the 100 nm oxide thickness. Figure 6 illustrates the VT shifts under the two bias conditions after 100 krad irradiation and annealing, where the shifts were higher with thicker tOX, thus reflecting better SEGR hardness. A comparison of SEGR hardness of these devices is a future direction relative to the present study. 
A rad-hard power MOSFET is appropriately designed through consideration of several radiation effects as TID, SEB, and SEGR, as well as a balance among electrical parameters as Ron, Vth 
A rad-hard power MOSFET is appropriately designed through consideration of several radiation effects as TID, SEB, and SEGR, as well as a balance among electrical parameters as R on , V th and BV ds . In this work, the effects of cell structure adjustment on the performance of a power MOSFET were examined, by first analyzing the design parameters. Next, a SEE-and TID-hardened power MOSFET was designed and fabricated by implementing the accompanying design rules. Results of the investigation confirmed the achievement of excellent radiation hardness and decent specific on-resistance for the device. Technically, the V th shifts were less than 0.25 V for 150 krad(Si) irradiation and 168 h annealing. No SEE was observed under V GS = 0 V and the V DS = 100 V bias condition with LET = 66 MeV·cm 2 /mg under Xe ion irradiation. Further investigation on the TID experimental results indicated the estimated charge density induced by radiation and annealing. Moreover, devices with thicker gate oxide were fabricated as the counterpart for the parameter selection evaluation. Experiments with these devices showcased their great potential for application in space power systems.
As a general rule, radiation environments are different for various mission orbits. Notably, a spacecraft in van-Allen belts would suffer more from a TID effect, whereas a deep space mission would require high SEE-hardness devices. Additionally, devices in low-Earth orbits requires lower radiation hardness while they are expected to exhibit better electrical parameters. Hence, various devices with different electrical parameters and radiation hardness are required for different missions. The results in the present study provide an insight for the power semiconductor designer to balance the parameters involved and to design power MOSFET devices based on the application requirements. 
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Nomenclature
Symbol
Description Equation The maximum gate oxide bounded by total ionizing dose (TID) effects (6) ∆V th,max
The maximum allowed threshold shift (6) R JFET,SP Specific resistance contributed by the JFET region (7) ρ JFET
The resistivity of the JFET region (7) H JP Body junction depth (7) L CELL Cell pitch (7) L JFET JFET region width (7) 
